The nonvolatile memory characteristics of metal-oxide-semiconductor (MOS) structures containing Au nanocrystals in the Al 2 O 3 /SiO 2 matrix were studied. In this work, we have demonstrated that the use of Al 2 O 3 as control oxide prepared by atomic-layer-deposition enhances the erase speed of the MOS capacitors. A giant capacitance-voltage hysteresis loop and a very short erase time which is lower than 1 ms can be obtained. Compared with the conventional floating-gate electrically erasable programmable read-only memories, the erase speed was promoted drastically. In addition, very low leakage current and large turn-around voltage resulting from electrons or holes stored in the Au nanocrystals were found in the current-voltage relation of the MOS capacitors.
Introduction
In recent years, metal-oxide-semiconductor (MOS) structures embedded with semiconductor or metal nanocrystals as floating gate have been widely studied due to their superior physical properties for application in nonvolatile memory devices of next generation [1] [2] [3] [4] [5] [6] [7] [8] [9] . Compared with conventional flash memories, the nanocrystal-based-nonvolatile-memory allows more aggressive scaling of the tunnel oxide and exhibits superior characteristics in terms of operation voltage, write/erase speed and endurance [2, 4] . To further improve the erase speed and reduce power consumption, high dielectric constant (high-k) materials should be adopted to replace SiO 2 as the gate oxide in the nanocrystal floating-gate memory [10] . A larger voltage drop can be thus induced on the tunnel oxide, which is usually made with an ultrathin thermal oxide of Si, to enhance the substrate injection of carriers into the nanocrystals under the same stressing voltage. Moreover, the gate injection can be also suppressed due to the lower voltage drop on the gate oxide.
Many methods have been used for the deposition of high-k gate dielectrics on Si, but among them, atomic-layerdeposition (ALD) [11] is considered as one of the best due to the following two advantages.
(1) It offers excellent large area uniformity and conformality of the oxide films. (2) High quality of ultrathin high-k gate oxides can be obtained at a low deposition temperature.
In this study, Au nanocrystals were selected due to its high work function, easy fabrication, low process temperature and chemical stability. 
Experiment
A sandwich structure consisting of a thin tunnel oxide layer of SiO 2 , an ultrathin Au layer and a gate oxide layer of Al 2 O 3 was prepared on the Si substrate. Prior to deposition, all substrates were cleaned by the standard RCA process and the native oxide was removed by diluted hydrofluoric acid. After that, back-side ion implantation of the silicon wafer was carried out to form the ohmic contact. The dry oxidation process to form a ∼4 nm thick thermal SiO 2 layer as the tunnel oxide was conducted at 900
• C in pure oxygen ambient on (1 0 0) p-type (5-10 cm) Si wafers. An Au layer ∼2 nm thick was subsequently deposited at room temperature by rf-magnetron sputtering with a low power to reduce the bombardment of the tunnel oxide. After the sputtering process, a 24 nm thick Al 2 O 3 layer was coated by ALD at 300
• C and a chamber pressure of 1 Torr, using trimethylaluminum (TMA) and H 2 O as precursors [12] . The specimens were then annealed at 600
• C for 3 min in N 2 ambient, which resulted in transforming the ultrathin Au layer into well-separated Au nanocrystals embedded in the Al 2 O 3 /SiO 2 matrix [5, 9] .
The MOS capacitors were then fabricated by depositing a Pt top electrode (200 µm in diameter) on the specimens by a hard mask process. For comparison, a reference sample made up of an Al 2 O 3 /SiO 2 stack of 28 nm (4 nm SiO 2 + 24 nm Al 2 O 3 ) was also prepared using the same process. The MOS structure was examined by high resolution transmission electron microscopy (HRTEM) to observe the morphology and distribution of nanocrystals. X-ray photoelectron spectroscopy (XPS) was also employed to characterize the chemical state of Au nanocrystals. The high-frequency capacitancevoltage (C-V ) and current-voltage (I -V ) characteristics of the MOS capacitors were measured at room temperature by HP 4284A and HP 4156. A pulse generator of HP81110A was connected to the HP4284A through a switching box and C-V measurements were performed after stressing the MOS capacitors with different pulse widths to identify the erase speed.
Results and discussion
The cross-sectional and plane-view TEM images of the structure containing Au nanocrystals are shown in figure 1(a) and (b), respectively. It can be clearly observed from figure 1(a) that the nanocrystals are formed at the interface between the thermal oxide (SiO 2 ) and the gate oxide (Al 2 O 3 ) and there is no diffusion phenomenon in the insulating layer. From figure 1(b), it is noticed that the Au nanocrystals are mostly spherical and well-isolated in the Al 2 O 3 /SiO 2 matrix. In addition, the nanocrystals have a narrow size distribution in the range 2-3 nm with a high density of ∼2.68 × 10 12 cm −2 . This high nanocrystal density would provide a conspicuous memory effect.
The chemical state of Au in the Al 2 O 3 /SiO 2 matrix was then examined by XPS with a resolution of ∼0.3 eV in the measured binding energy. As shown in figure 2, the binding energy difference between Au 4f 7/2 and Au 4f 5/2 is 3.65 eV which is very close to the standard value, 3.67eV, of metallic Au and there is no other peak present in the spectrum. It indicates that metallic Au nanocrystals are formed in the insulating layer without interacting with SiO 2 or Al 2 O 3 . As we have reported in our previous study [9] , the process temperature (600
• C) is too low to form Au silicides or any other Au compounds in the surroundings of the Au nanocrystals. Figure 3 shows the typical high-frequency (1 MHz) capacitance-voltage (C-V ) relations measured from the MOS capacitors with and without Au nanocrystals. The C-V relations were obtained with gate voltage swept from accumulation to inversion and reverse at room temperature. The MOS structure embedded with Au nanocrystals shows a giant hysteresis loop in the C-V curve with a flat-band voltage shift of V fb = 9 V, indicating the significant charge storage effect. Note that the C-V hysteresis loops are counterclockwise which result from the substrate injection of charges into the nanocrystals [13, 14] . In contrast, the reference sample without Au nanocrystals shows a negligible C-V hysteresis loop which demonstrates that the influence of oxide trap charges or mobile ions is negligible. Therefore, the charge storage effect mainly comes from the Au nanocrystals embedded in the MOS capacitor. However, there is a clear positive V fb shift appearing in the C-V curve of the reference sample, indicating the presence of negative fixed charges in the MOS structure. These negative fixed charges are often formed at the interface between Al 2 O 3 and SiO 2 [15, 16] . However, the centre of hysteresis loops of specimens containing Au nanocrystals is located close to the zero gate voltage suggesting that the negative fixed charges at the interface are compensated by positive charges stored in the Au nanocrystals.
As far as we know, the observed flat-band voltage shift of V fb = 9 V is the largest memory window under an operating voltage of 6 V for all kinds of nanocrystal memories having been reported. Compared with our previous study [9] , the memory window is almost double using ALD-Al 2 O 3 to replace SiO 2 as the control oxide. It clearly demonstrates the advantage of using high-k dielectrics in the nanocrystal floating-gate memories. Figure 4 shows the erase characteristic of the MOS capacitor under different stressing voltages with different pulse widths. Initially, the sample was stressed by a pulse of 15 V for 16 ms to reach the programmed state. Then, the C-V measurement was performed after stressing with different pulse widths to identify the shift of the flat-band voltage against the erase time, i.e. the pulse width. In figure 4 , it is clearly seen that as the stressing voltage or erase time increases, the flat-band voltage shift increases. However, in spite of the erase time being lower than 1 ms, a significant flat-band voltage shift can still be clearly obtained and it is large enough to define the programmed and erased states. In contrast, the erase time for conventional electrically erasable programmable read-only zero to positive or negative bias. A low leakage current was found for both capacitors, which reveals the highly insulating characteristic of the ALD-Al 2 O 3 films. However, the leakage current of the capacitor containing Au nanocrystals is more significantly suppressed, as compared with that of the reference sample. The decrease in leakage current results from two reasons: (1) as the carriers inject into the nanocrystals, the Coulomb blockade effect prevents further injection and storage of more carriers [18] , and (2) the compensation of the external electrical field by the internal electrical field built up by the charges stored in the nanocrystals during measurement. The effect of the internal electrical field can be also clearly seen from figure 5(b) , in which two turn-around voltages, V t , were measured by scanning the gate voltage from accumulation to inversion and reverse for the MOS capacitors containing Au nanocrystals. It is known that there are two different kinds of carriers (electron and hole) capable of injecting into the Au nanocrystals from the substrate, and the change in the sign of the carriers stored in the nanocrystals would cause the shift of V t from positive (storage of electrons) to negative (storage of holes) [19] . Moreover, there is a big difference in the current density before and after scanning through the turnaround voltage. A high current in relation to the leakage current and charging current of the nanocrystals is obtained at the beginning of the voltage scan from high bias. When the gate voltage is scanned to the turn-around voltage, the current density reaches the lowest value because the external electric field is fully compensated by the internal electric field resulting from charges stored in the Au nanocrystals. For the gate voltage sweeping over the turn-around voltage, the curve of current density becomes similar to the leakage current observed in figure 5(a) . As the current measured around zero voltage is mainly a contribution from the discharge of the nanocrystals, it reveals the discharging current from nanocrystals.
The charge-retention characteristics of the MOS capacitor was also investigated at room temperature using ±6 V gate voltage stress for 10 s. The flat-band voltage shift as a function of duration time is shown in figure 6 and is not satisfactory. From figure 5(b) , we can see that the discharging current without applied voltage is about 1.5 × 10 −9 A cm −2 . According to theoretical derivation, the flat-band voltage shift is approximately given by [20] 
where Q nc is the total charges trapped in the nanocrystals, C control (= 55 pF) is the capacitance of the control oxide, J is the discharging current density and A is the size of electrode.
Combining (1) and (2), we can estimate that the velocity of flat-band voltage shift at zero voltage is about
Initially, the discharging current should be larger due to a large amount of charges trapped in the Au nanocrystals and it would decrease with time. The charge-retention characteristic can be improved by several methods, such as (1) increasing the thickness of tunnel oxide, (2) using an asymmetric SiO 2 /HfO 2 tunnel barrier to replace the common tunnel oxide and (3) introducing multilayers of nanocrystals in the insulating layer [21] . However, these methods will also decrease the erase speed due to a trade-off between the charge-retention and the write/erase speed. Further study is thus required to get a better balance between the charge-retention and the write/erase speed.
Conclusion
In conclusion, the MOS memory structure was successfully fabricated from the agglomeration of an ultrathin Au film embedded in the ALD-Al 2 O 3 /SiO 2 matrix as floating gate. A giant memory window was observed from the hysteresis in the high-frequency C-V relation and a high erase speed at a low operating voltage was also achieved. The storage of either electrons or holes in the Au nanocrystals resulting from positive or negative gate voltage, respectively, was demonstrated by the I -V relation. However, the chargeretention characteristics of the devices studied were not found to be satisfactory.
